ASIC Manufacturing Test Cost Prediction at Early Design Stage

نویسندگان

  • Von-Kyoung Kim
  • Tom Chen
  • Mick Tegethoff
چکیده

This paper proposes a test cost prediction model which estimates the cost of IC testing in a manufacturing environment. The model predicts chip testing cost and quality of test using a set of circuit manufacturing parameters. The objective is to use these circuit parameters which are available at the early stage of the design cycle to determine and optimize manufacturing test cost.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Turbine Blade Investment Casting Cost Estimating Model (TECHNICAL NOTES)

The objective of this research is to develop a turbine blade investment casting cost advisor model to assist a blade designer in decision-making in a concurrent engineering environment. It is a microcomputer based cost estimating system that employs a manufacturing knowledge base. The concept of the manufacturing process for blade production by the investment casting method is used to develop t...

متن کامل

Manufacturing-Test Simulator: A Concurrent-Engineering Tool for Boards and MCMs

1. ABSTRACT A board and Multi–Chip Module (MCM) Manufacturing Test SIMulator (MTSIM) is described. MTSIM is a Concurrent Engineering tool used to simulate the manufacturing test and repair aspects of boards and MCMs from design concept through manufacturing release. MTSIM helps designers select assembly process, specify Design For Test (DFT) features, select board test coverage, specify ASIC de...

متن کامل

ASIC design protection against reverse engineering during the fabrication process using automatic netlist obfuscation design flow

Fab-less business model in semiconductor industry has led to serious concerns about trustworthy hardware. In untrusted foundries and manufacturing companies, submitted layout may be analyzed and reverse engineered to steal the information of a design or insert malicious Trojans. Understanding the netlist topology is the ultimate goal of the reverse engineering process. In this paper, we propose...

متن کامل

Implementation Procedures for the Risk in Early Design (RED) Method

Risk assessments performed at the conceptual design phase of a product may offer the greatest opportunity to increase product safety and reliability at the least cost. This is an especially difficult proposition, however, as often the product has not assumed a physical form at this early design stage. This paper introduces the Risk in Early Design (RED) method, a method for performing risk asse...

متن کامل

Why Would an ASIC Foundry Accept Anything Less than Full Scan?

A key force behind IBM’s growth in the application-specific integrated circuit (ASIC) market is the ability to sign off on multi-million-gate designs without requiring test vectors, presenting a savings in both time and money to customers. Once a customer ensures (via formal verification and/or functional simulation) that the design functions as required, static timing analysis (STA) ensures th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997